

## UTACQ40-4S10-x

## 40Gps QSFP+ – 4x10G SFP+ Active Optical Cable

## **Features**

## **QSFP+ AOC end:**

- Compliant to the 40GBASE-SR4 and XLPPI Specification per IEEE 802.3ba-2010 and supporting 40G-IB-QDR / 20G-IB-DDR / 10G-IB-SDR applications
- Compliant to the industry standard SFF-8436
  QSFP+ Specification
- Power Level 1: Max Power < 1.5 W
- Operate at 10.3125 Gbps per channel with 64b/66b encoded data for 40GbE application and at 10 Gbps with 8b/10b compatible encoded data for 40G-IB-QDR application

### Each 4×SFP+ end:

- Compliant to the electrical specifications per SFF-8431 Specifications for Enhanced Small Form Factor Pluggable Module
- Mechanical specifications per SFF Committee SFF-8432 Improved Pluggable Form factor "IPF"
- Maximum power dissipation 0.35W per end

## **Active Optical Cable Assembly:**

- Proven High Reliability 850 nm technology: VCSEL transmitter and PIN receiver
- Commercial operating case temperature range: -5°C to 70°C
- RoHS-6 Compliant
- Hot pluggable for ease of servicing and installation
- Two Wire Serial interface
- Utilizes optical fiber for high density and thin, lightweight cable management

## Application

- 40GbE and 10GbE break-out applications for Datacom switch and router connections
- 40G to 4×10G density applications for Datacom and Proprietary protocol applications
- Datacenter



# **General Description**

The UNIVISO UTACQ40-4S10-x is a Four-Channel, Pluggable, Parallel, Fiber-Optic QSFP+ Active Optical Cable (AOC) to 4× SFP+ Active Optical Cable break-out solution. This Breakout cable is intended for 40G to 4×10G applications.

This AOC is a high performance cable for short-range multi-lane data communication and interconnect applications. It integrates four data lanes in each direction with 40 Gbps aggregate bandwidth. Each lane can operate at 10.3125 Gbps. These cables also support 4 x 10G QDR applications and are backwards compatible to the 4 × 5G IB DDR and 4 × 2.5G IB single IB SDR applications.

This product is leveraged from UNIVISO QSFP+ to QSFP+ Active Optical Cable product and SFP+ Active Optical Cable product. Where applicable, consult these respective datasheets.

This AOC incorporates UNIVISO Technologies' proven integrated circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.

Absolute Maximum Ratings					
Parameter Symbol Min Max Unit					
Storage Ambient Temperature	T <sub>STG</sub>	-40	85	°C	
Operating Case Temperature	Тс	-5	70	°C	
Operating Humidity	Ho	5	85	%	
Power Supply Voltage	Vcc	-0.3	+3.6	V	
Input Voltage	Vin	-0.3	Vcc+0.3	V	

# Specification:

Recommended Operating Conditions					
Parameter	Symbol	Min	Typical	Max	Unit
Power Supply Voltage	Vcc	3.135	3.3	3.465	V
Data Rate,each Lane			10.3125	11.3	Gbps
Data Speed Tolerance	ΔDR	-100		+100	ppm
Link Distance with OM3 fiber	D	0		100	m
Control Input Voltage High		2		VCC+0.3	V
Control Input Voltage Low		-0.3		0.8	V
I2C Serial Interface frequency	fs			400k	Hz
Power Supply Noise				50	mVpp
Receiver Differential Data Output Load				100	mVpp



The following electrical characteristics are defined over the Recommended Operating temperature						
and	d supply vo	ltage unle	ss otherwi	se specifi	ed.	
Parameter	Symbol	Min	Typical	Max	Unit	Notes
QSFP+40G Active Cable-End Power Consumption				1.5	W	
QSFP+40G Active Cable-End Power Supply Current				300	mA	
SFP+ 10G Active Cable-End Power Consumption				0.35	W	
SFP+ 10G Active Cable-End Power Supply Current				100	mA	

QSFP+AOC-end Electrical Characteristics Electrical Specifications						
Parameter	Symbol	Min	Typical	Max	Unit	Notes
Differential input impedance	Zin	90	100	110	ohm	
Differential Output impedance	Zout	90	100	110	ohm	
Differential input voltage amplitude	ΔVin	300		1100	mVp-p	
Differential output voltage amplitude	ΔVout	400		800	mVp-p	
Bit Error Rate	BR			E-12		
Input Logic Level High	VIH	2.0		VCC	V	
Input Logic Level Low	VIL	0		0.8		
Output Logic Level High	VOH	VCC-0.5		VCC	V	
Output Logic Level Low	VOL	0		0.4	V	

# **QSFP+ AOC-end Pin Descriptions**

Pin	Symbol	Name/Description	Logic	Note
1	GND	Ground		1
2	Tx2n	Transmitter Inverted Data Input	CML-I	
3	Tx2p	Transmitter Non-Inverted Data output	CML-I	
4	GND	Ground		1
5	Tx4n	Transmitter Inverted Data Input	CML-I	
6	Tx4p	Transmitter Non-Inverted Data output	CML-I	



## UTACQ40-4S10-x


7	GND	Ground		1
8	ModSelL	Module Select	LVTLL-I	
9	ResetL	Module Reset	LVTLL-I	
10	VccRx	+ 3.3V Power Supply Receiver		2
11	SCL	2-Wire Serial Interface Clock	LVCMOS-I/O	
12	SDA	2-Wire Serial Interface Data	LVCMOS-I/O	
13	GND	Ground		
14	Rx3p	Receiver Non-Inverted Data Output	CML-O	
15	Rx3n	Receiver Inverted Data Output	CML-O	
16	GND	Ground		1
17	Rx1p	Receiver Non-Inverted Data Output	CML-O	
18	Rx1n	Receiver Inverted Data Output	CML-O	
19	GND	Ground		1
20	GND	Ground		1
21	Rx2n	Receiver Inverted Data Output	CML-O	
22	Rx2p	Receiver Non-Inverted Data Output	CML-O	
23	GND	Ground		1
24	Rx4n	Receiver Inverted Data Output	CML-O	1
25	Rx4p	Receiver Non-Inverted Data Output	CML-O	
26	GND	Ground		1
27	ModPrsL	Module Present	LVTTL-O	
28	IntL	Interrupt	LVTTL-O	
29	VccTx	+3.3 V Power Supply transmitter		2
30	Vcc1	+3.3 V Power Supply		2
31	LPMode	Low Power Mode	LVTTL-I	
32	GND	Ground		1
33	Тх3р	Transmitter Non-Inverted Data Input	CML-I	
34	Tx3n	Transmitter Inverted Data Output	CML-I	
35	GND	Ground		1
36	Tx1p	Transmitter Non-Inverted Data Input	CML-I	
37	Tx1n	Transmitter Inverted Data Output	CML-I	
38	GND	Ground		1

#### Notes:

1) Module circuit ground is isolated from module chassis ground within the module. GND is the symbol for signal and supply (power) common for QSFP modules.



2) The connector pins are each rated for a maximum current of 500mA.



# Top Side Viewed from Top

Bottom Side Viewed from Bottom

#### ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

#### **ResetL Pin**

Reset. LPMode\_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t\_Reset\_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t\_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t\_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data\_Not\_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

#### LPMode Pin

UNIVISO QSFP+ SR4 operate in the low power mode (less than 1.5 W power consumption) This pin active high will decrease power consumption to less than 1W.

### ModPrsL Pin

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.



## IntL Pin

IntL is an output pin. When "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

## **QSFP+ AOC-end Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 1.




Figure1. Host Board Power Supply Filtering

### **QSFP+ AOC-end EEPROM Serial ID Memory Contents:**

Compliant to the industry standard SFF-8436 QSFP+ Specification

SFFF AOC-end Electrical Specifications					
Symbol	Min	Typical	Max	Unit	
Zin	90	100	110	ohm	
Zout	90	100	110	ohm	
ΔVin	100		1800	mVp-p	
ΔVout	400		800	mVp-p	
BR			E-12		
VIH	2.0		VCC	V	
VIL	0		0.8	V	
	Symbol Zin Zout ΔVin ΔVout BR VIH	Symbol      Min        Zin      90        Zout      90        ΔVin      100        ΔVout      400        BR	Symbol      Min      Typical        Zin      90      100        Zout      90      100        ΔVin      100 $^{-1}$ ΔVout      400 $^{-1}$ BR      2.0 $^{-1}$	SymbolMinTypicalMaxZin90100110Zout90100110 $\Delta$ Vin1001800 $\Delta$ Vout400800BRE-12VIH2.0VCC	

SFP+ AOC-end Electrical S	Specifications
---------------------------	----------------




# SFP+ AOC-end Pin Descriptions

Pin	Symbol	Name/Description	Note
1	VeeT	Transmitter Signal Ground	1
2	TX_FAULT	Transmitter Fault (LVTTL-O) – Not used. Grounded inside the module	
3	TX_DISABLE	Transmitter Disable (LVTTL-I) – High or open disables the transmitter	3
4	SDA	Two Wire Serial Interface Data Line (LVCMOS – I/O)	
	SDA	(same as MOD-DEF2 in INF-8074)	4
5	SCL	Two Wire Serial Interface Clock Line (LVCMOS – I/O)	4
	002	(same as MOD-DEF1 in INF-8074)	4
6	MOD_ABS	Module Absent (Output), connected to VeeT or VeeR in the module	5
7	RS0	Rate Select 0 - Not used, Presents high input impedance	
8	RX_LOS	Receiver Loss of Signal (LVTTL-O)	2
9	RS1	Rate Select 1 - Not used, Presents high input impedance	
10	VeeR	Receiver Signal Ground	1
11	VeeR	Receiver Signal Ground	1
12	RD-	Receiver Data Out Inverted (CML-O)	
13	RD+	Receiver Data Out (CML-O)	
14	VeeR	Receiver Signal Ground	
15	VccR	Receiver Power + 3.3 V	
16	VccT	Transmitter Power + 3.3 V	
17	VeeT	Transmitter Signal Ground	1
18	TD+	Transmitter Data In (CML-I)	
19	TD-	Transmitter Data In Inverted (CML-I)	
20	VeeT	Transmitter Signal Ground	1

#### Notes:


- 1) Module circuit ground is isolated from module chassis ground within the module. GND is the symbol for signal and supply (power) common for SFP modules.
- This is an open collector/drain output that on the host board requires a 4.7 kΩ to 10 kΩ pull up resistor to Vcc Host. See Figure 2.
- 3) This input is internally biased high with a 4.7 k $\Omega$  to 10 k $\Omega$  pull up resistor to VccT.
- 4) Two-Wire Serial interface clock and data lines require an external pull up resistor dependent on the capacitance load.
- 5) This is a ground return that on the host board requires a 4.7 k $\Omega$  to 10 k $\Omega$  pull up resistor to Vcc Host.





### Figure 2





NOTE: INDUCTORS MUST HAVE LESS THAN 1 $\Omega$  series resistance to limit voltage drop to the SFP module.

# **Optical Fiber Specifications**


Parameter	Specification
Tight buffer color	Orange
Tight buffer material	PVC
Fiber type	50/125 (OFS) Bandwith:160 MHz.km @ 850 nm
Jacket material	PVC
Cable diameter mm	3.0 ± 0.1
Cable weight Kg/km	7.0




Min. bending radius mm	30
Attenuation dB/km	≤ 3.5 at 850 nm;     ≤ 1.5 at 1300 nm
Short tension N	120
Operation temperature °C	-20~70


# SFP+ AOC end Mechanical Specifications

Dimensions are in millimeters. All dimensions are  $\pm 0.1$ mm unless otherwise specified. (unit: mm)









# ESD

This transceiver is specified as ESD threshold 1kV for Signal pads and 2kV for all others electrical input pads, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

# Laser Safety

This is a Class 1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50.

# **Order Information**

Part Number	Product Description
UTACQ40-4S10-x	40Gbps QSFP+ – 4x10G SFP+ Active Optical Cable

#### Notes:

where "x" denotes cable length in meters. Examples are as follows:

x = 03 for 3m, x = 10 for 10m, x = 50 for 50m, x = A0 for 100m.