

400G QSFP56-DD SR8 Transceiver

Product Specifications

DATA SHEET

UCQ4HSR

400Gb/s QSFP56-DD SR8 70–100m, MMF, 850nm, MPO Transceiver

The Univiso 400G QSFP-DD SR8 Transceiver is designed to transmit and receive serial optical data links up to 8 x 53.125Gbps data rate by PAM4 modulation format over multi-mode fiber.

Features

- Up to 53.125Gbps data rate per channel by PAM4 modulation
- Support 400GAUI-8 electrical interface
- Integrated 850nm VCSEL array and PDarray
- Single MPO16 connector receptacle optical interface compliant
- DDM function implemented
- Hot-pluggable QSFP-DD form factor
- Maximum power consumption 8W
- Single +3.3V power supply
- Reach up to 70m on MMF(OM3)
- Reach up to 100m on MMF(OM4)
- Compliant with ROHS2.0

Applications

- Data centers and Cloud Networks
- 400GE Interconnect Requirements.

Standards

- IEEE 802.3cd
- QSFP-DD MSA
- CMIS4.0



Rev	Date	Modified by	Description
A	Sep 5,2021	Alan	Initial Release

1. Absolute Maximum Ratings

Product	Electrical mode	Protocol	Nominal Rate			Specifications	
			Aggregate (Gbps)	Electrical Lanes(Gbaud)	ppm	High Speed Electrical	Pre-FEC Max BER
400G-SR8	8X50	IEEE802.3cd	425	26.5625 PAM4	± 100	400GAUI-8	2.4E-4

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage	V _{cc}	-0.3	3.6	V
Input Voltage	V _{in}	-0.3	V _{cc} +0.3	V
Storage Temperature	T _{st}	-40	85	°C
Case Operating Temperature	T _{op}	0	70	°C
Humidity(non-condensing)	RH	0	85	%

2. Recommended Operating Conditions

Parameter	Symbol	Unit	Min	Typ	Max
Operating Case Temperature Range	T _{ca}	°C	0	/	70
Power Supply Voltage	V _{cc}	V	3.135	3.3	3.465
Power Consumption	P _c	W		7.5	8

3. Transmitter characteristics


Parameter	Min	Typical	Max	Unit
Signaling Rate, each lane (range)	26.5625 \pm 100ppm			GBd
Center Wavelength Range	840		860	nm
Modulation Format	PAM4			
RMS spectral width			0.6	nm
Average launch power, each lane	-6.5		4	dBm
Outer Optical Modulation Amplitude (OMA _{outer}), each lane	-4.5		3	dBm
Launch power in OMA _{outer} minus TDECQ	-5.9			dBm
Transmitter and dispersion eye closure for PAM4 (TDECQ), each lane			4.5	dB
Extinction ratio, each lane	3			dB
Optical return loss tolerance			12	dB
Encircled flux	$\geq 86\%$ at 19 μ m $\leq 30\%$ at 4.5 μ m			

4. Receiver characteristics


Parameter	Min	Typical	Max	Unit
Signaling Rate, each lane (range)	26.5625 ± 100ppm			GBd
Center Wavelength Range	840		860	nm
Modulation Format	PAM4			
Average receive power, each lane	-8.4		4	dBm
Receive power, each lane (OMA _{outer})			3	dBm
Receiver reflectance			-12	dB
Stressed receiver sensitivity (OMA _{outer}), each lane			-3.4	dBm
Receiver sensitivity (OMA _{outer}), each lane	Max(-6.5, SECQ-7.9)			dBm
Receiver Damage Threshold, each lane			5	dBm
Stressed eye closure for PAM4 (SECQ), lane under test		4.5		dB
SECQ – 10log ₁₀ (C _{eq}) (max), lane under test			4.5	dB

5. Pin Description

Top side viewed from top



Bottom side viewed from bottom



0 1 2 3 4 5 6 7 8 9

Pa d	Log ic	Symb ol	Descript ion	Pl ug Sequence4	Not es
1		GND	Gr o u n d	1B	1
2	C _{III} - _I	Tx2n	Tr a n s m i t t e r I n v e r t e d D a t a I n p u t	3B	
3	C _{III} - _I	Tx 2p	Tr a n s m i t t e r N o n- I n v e r t e d! D a t a I n p u t	3B	
4		GND	Gr o u n d	1B	1
5	CML-I	Tx 4 n	Tr a n s m i t t e r I n v e r t e d D a t a I n p u t	3B	
6	CML- _I	Tx 4p	Tr a n s m i t t e r N o n- I n v e r t e d! D a t a I n p u t	3B	
7		GND	Gr o u n d	1B	1
8	LVTTL- I	M a d s e n ₁	M o d u l e S e l e c t	3 B	
9	LVTTL- I	R e s e t L	M o d u l e R e s e t	3B	
10		Vc c Rx	+3.3V Power S u p p l y R e c e i v e r	2B	2
11	LVC MOS- I / 0	SCL	2- w i r e s e r i a l i n t e r f a c e c l o c k	3B	
12	LVC MOS- I / 0	SDA	2- w i r e s e r i a l i n t e r f a c e d a t a	3B	
13		GND	Gr o u n d	1B	1
14	CML-0	R ₃ p	R e c e i v e r N o n- I n v e r t e d D a t a o u t p u t	3B	
15	CML-0	Rx3n	R e c e i v e r I n v e r t e d D a t a o u t p u t	3B	
16		GND	Gr o u n d	1B	1
17	CML-0	R ₁ p	R e c e i v e r N o n- I n v e r t e d D a t a O u t p u t	3B	
18	C _{III} -0	Rx1 n	R e c e i v e r I n v e r t e d D a t a O u t p u t	3B	
19		GND	Gr o u n d	1B	1
20		GND	Gr o u n d	1B	1
21	CML-0	Rx 2n	R e c e i v e r I n v e r t e d D a t a O u t p u t	3B	
22	CML-0	R ₂ p	R e c e i v e r N o n- I n v e r t e d D a t a O u t p u t	3B	
23		GND	Gr o u n d	1B	1
24	C _{III} -0	Rx 4 n	R e c e i v e r I n v e r t e d D a t a o u t p u t	3B	
25	CML-0	R ₄ p	R e c e i v e r N o n- I n v e r t e d D a t a o u t p u t	3B	
26		GND	Gr o u n d	1B	1
27	LVTTL- 0	M o d P r s L	M o d u l e P r e s e n t	3B	
28	LVTTL- 0	I n t L	I n t e r r u p t	3B	
29		Vc c Tx	+3.3 V Power s u p p l y t r a n s m i t t e r	2B	2
30		Vc c l	+3.3 V Power s u p p l y	2B	2
31	LVTTL- I	L P M o d e	L o w P o w e r m o d e;	3 B	
32		GND	Gr o u n d	1B	1
33	C _{III} - _I	Tx 3p	Tr a n s m i t t e r N o n- I n v e r t e d! D a t a I n p u t	3B	
34	CML- _I	Tx 3n	Tr a n s m i t t e r I n v e r t e d! D a t a I n p u t	3B	
35		GND	Gr o u n d	1B	1
36	C _{III} - _I	Tx 1 p	Tr a n s m i t t e r N o n- I n v e r t e d! D a t a I n p u t	3B	
37	C _{III} - _I	Tx 1 n	Tr a n s m i t t e r I n v e r t e d. D a t a I n p u t	3B	
38		GND	Gr o u n d	1B	1

Pad	Logic	Symbol	Description	Plug Sequence	Notes
39		GND	Ground	1A	1
40	CML-I	Tx 6n	Transmitter Inverted Data Input	3A	
41	CML-I	Tx 6p	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43	CML-I	Tx 8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx 8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46		Reserved	For future use	3A	3
47		VSI	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-0	Rx 7p	Receiver Non-Inverted Data Output	3A	
53	CML-0	Rx 7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-0	Rx 5p	Receiver Non-Inverted Data Output	3A	
56	CML-0	Rx 5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-0	Rx 6n	Receiver Inverted Data Output	3A	
60	CML-0	Rx 6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-0	Rx 8n	Receiver Inverted Data Output	3A	
63	CML-0	Rx 8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTx1	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69	LVTTL-I	ePPS	Precision Time Protocol (PTP) reference clock input	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx 7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx 7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Tx 8p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx 8n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1

Note 1: QSP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host card Edge Connector are listed in Table 7. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connect Vcc pins are each rated for a maximum current of 1000 mA.


Note 3: All Vendor Specific, Reserved, No Connect and ePPS (if not used) pins may be terminated with 50 Ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A, 3B.

6. Module Memory Map


Compatible with QSFP-DD CMIS rev 4.0

7. Optical interface



8. Package Outline

Compatible with the QSFP-DD Type 2 Specification for pluggable form factor modules.



9. Order information

Part Number	Description
UCQ4HSR	400G QSFP56-DD SR8 Transceiver

XX: customized; 01 means Univiso standard product